

ZZZ2  
PCB  
M/B  
DAZ@

ZZZ1  
LA-7072P  
M/B  
DA@

ZZZ3  
LS-7072P  
LED/B  
DA@

ZZZ4  
LS-7073P  
TP/B  
DA@

11/18  
LA-7072P P/N from DA60000LA00 to DA60000LA10  
LS-7072P P/N from DA40000Z300 to DA40000Z310  
LS-7073P P/N from DA40000Z400 to DA40000Z410

11/22  
LS-7073P P/N from DA40000Z410 to DA20000Z410

11/18 ZZZ2 for DAZ P/N:DAZ0IV00101

# Compal Confidential

## P0VE6 LA7072P Schematics Document

### AMD Ontario Processor with DDRIII + Hudson M1

### 10.1" M/B

### 2010-11-18

### Rev : 1.0


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	Cover Page
Size	Document Number	Rev	1.0	
Customer	P0VE6 Schematics		Date:	Monday, November 22, 2010
			Sheet	1 of 36

# Compal Confidential

Model Name : P0VE6 / P0VH6

File Name : LA-7072P

## Brazos Platform



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title Block Diagrams		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number P0VE6 Schematics	Rev 1.0
Date: Monday, November 15, 2010				Sheet	2	of 36

## Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+1.1VALW	1.1V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+1.5VS	1.5VS switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCBATT	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

## EC SM Bus1 address

## EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001-011xb	16H	SB-TSI	1001-100xb	98H

## SM Bus Controller 0

(FCH\_SMB1 - FCH\_SMB4, SMB\_ALERT#)

Device	Address	HEX
APU SIC/SID (FCH_SMB3)		
H_THERMTRIP# (FCH_ALERT#)		

## SM Bus Controller 1

(FCH\_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90

## BOM Structure

HDMI@ : HDMI function  
 BT@ : BT function  
 CONN@ : Conneters  
 45@ : 45 Level  
 3G@ : 3G function  
 3G\_MP@: 3G & Media processor function  
 CHARGE@: Charge BATT  
 NONCHARGE@: nonCharge BATT

## FCH Hudson-M1 USB Port List

USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	Right USB2
Port1	Right USB3
Port2	Left USB1
Port3	WWAN
Port4	SIM
Port5	USB Camera
Port6	CardReader
Port7	BT
Port8	WiMax
Port9	NC
Port10	NC
Port11	NC
Port12	NC
Port13	NC

## Brazos PCIE Port List

	PCIE0	
APU	PCIE1	NC
	PCIE2	
	PCIE3	
FCH	PCIE0	NC
	PCIE1	WWAN
	PCIE2	LAN
	PCIE3	WLAN

## FCH Hudson-M1 SATA Port List

SATA0	HDD
SATA1	NC
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

## Board ID / SKU ID Table for AD channel

Vcc	+3VALW				
Ra	100K +/- 5%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	PCB Revision
0	0	0 V	0 V	0 V	0.1
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	0.2
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	
7	NC	2.500 V	3.300 V	3.300 V	

## SMBUS Control Table


	Source	BATT	DIMM	MINI Card	LCD DDC ROM	HDMI DDC ROM	APU
EC_SMB_CK1 EC_SMB_DA1	KB930	V					
EC_SMB_CK2 EC_SMB_DA2	KB930						V
HDMI_DATA HDMI_CLK	APU FT1					V	
EDID_DATA EDID_CLK	APU FT1				V		
FCH_SMDAT0 FCH_SMCLK0	FCH M1		V	V			

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
Size B	Document Number	POVE6 Schematics		Rev	1.0	
Date:	Monday, November 15, 2010	Sheet	3	of	36	





10/08 Add U1(C50@) SA00004BM30 S IC ONTARIO ZM101034B2238 1G BGA ABO!  
10/08 Change U1 P/N to SA00004DF20 S IC ONTARIO ZM121034B1238 1.2G BGA ABO!

R9	R352	Display
mount	@	LVDS
@	mount	eDP




10/27 APU P/N update to B0 stepping  
11/03 APU P/N update to SA00004DF60(C30) SA00004BM80(C50)


SA00004DF60




8/25 Pull-up 100k(@ R352) to +3VS on LTDP0\_HPDP for eDP




Power Circuit




9/9 Change R24 from @ to mount R26 from mount to @  
9/15 Change R24 from mount to @




Connection to EC, FCH input need to pull-down



9/6 Add R379, R380 for APU\_VDDNB\_RUN\_FB\_L



If FCH internal pull-up disabled, level-shifter could be deleted. Need BIOS to disable internal pull-up!!




8/31 Change U1 P/N to SA00004DF00 S IC ONTARIO ZM121034B1240 1.2G BGA 413P ABO!  
8/31 Change U1 P/N to SA00004DF00 S IC ONTARIO ZM121034B1238 1.2G BGA 413P

9/17 Remove JHDT1 R40, R44, R45, R46, Add T26-T32



9/20 Delete R41-R43

AMD Debug




Security Classification	Compal Secret Data	
Issued Date	2010/08/12	Deciphered Date
		2012/08/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title FT1 CTRL/DP/CRT		
Size	Document Number	Rev
Custom	POVE6 Schematics	1.0
Date:	Monday, November 29, 2010	Sheet 4 of 36




DDR SYSTEM MEMORY

- 8/22 Delete C11~C18 (No VGA)
- 9/6 Change PCI-E from FCH to APU
- 9/6 Update PCI-E port List
- 9/15 Change PCI-E from APU to FCH








9/11 Delete DDR Signal link to JDIMM2




Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FT1 DDR/UMI/PCIE	
Size	Document Number	POVE6 Schematics		Rev	1.0
Date:	Wednesday, November 17, 2010	Sheet	5	of 36	


hexainf@hotmail.com




9/20 Change C93 to SGA00004L00  
 8/25 Change C101 from mount to @  
 9/15 Remove C101, C113  
 9/15 Change C99, C100 to 470U(SGA00003K00)




8/22 Change C111-C113 from E-Cap to Poly-Cap (SGA20331E10)  
 8/25 Change C111 from poly-cap to E-cap (SF000002200)  
 9/11 Change C111 to SGA20331E10




SGA00003K00  
 Near CPU Socket  
 SGA20331E10  
 Near CPU Socket



SGA20331E10  
 Near CPU Socket





SGA20331E10  
 Near CPU Socket




By case (Along split)

Security Classification	Compal Secret Data		Title	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P07-FT1 PWR/VSS P0VE6 Schematics Rev 1.0
Date:	Wednesday, November 17, 2010	Sheet	6	of 36




8/19 Change JDIMM1 to SP07000LT00(LCN\_DAN06-K4406-0103\_204P)  
 9/13 Update JDIMM1 to LCN\_DAN06-K4406-0102\_204P

9/23 Reserve R396, R397 on CKE0 & CKE1 (S3 hang Issue)



10/11 Change R396 R397 from @ to mount (For A1 APU, B0 APU no Need)

9/11 Change C137 to SGA00004L00




8/25 Change C137 from poly-cap to E-cap (SF000002Y00)  
 8/25 Reserve C381 E-cap (SF000002Y00) on +1.5V

9/11 Remove C381


Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDR3 SODIMM-I Socket	
Size	Document Number	P0VE10 Schematics		Rev	1.0
Custom				Date:	Wednesday, November 17, 2010
		Sheet	7	of	36

### LCD POWER CIRCUIT





9/9 Reserve 100k PD to GND on INVT\_PWM 9/17 Change R387 from @ to mount

### About Camera




### CMOS & LCD/PANEL BD. Conn.






\*

Display	LVDS	eDP
R331	0 ohm	0.1uF
R332	0 ohm	0.1uF
R381	0 ohm	0.1uF
R382	0 ohm	0.1uF
R383	@	100k ohm
R73	2.2k ohm	@
R75	2.2k ohm	100k ohm






<->	HDMI_CLKP	R77	1	HDMI@	2	0.0402	5%	HDMI_CLK+_CONN
<->	HDMI_CLKN	R78	1	HDMI@	2	0.0402	5%	HDMI_CLK-_CONN
<->	HDMI_TX0P	R79	1	HDMI@	2	0.0402	5%	HDMI_TX0+_CONN
<->	HDMI_TX0N	R80	1	HDMI@	2	0.0402	5%	HDMI_TX0-_CONN
<->	HDMI_TX1P	R81	1	HDMI@	2	0.0402	5%	HDMI_TX1+_CONN
<->	HDMI_TX1N	R82	1	HDMI@	2	0.0402	5%	HDMI_TX1-_CONN
<->	HDMI_TX2P	R83	1	HDMI@	2	0.0402	5%	HDMI_TX2+_CONN
<->	HDMI_TX2N	R84	1	HDMI@	2	0.0402	5%	HDMI_TX2-_CONN



8/26 Change Q7 to SB000009610 Standard Part



NEAR CONNECT



8/19 Change Q9A Q9B to SB00000DH00 (S TR DMN66D0LDW-7 2N SOT363-6)

10/29 Add C409~C412(0.1U) on +5VS\_HDMI


10/29 Add C415~C416(0.1U) on +5VS\_HDMI\_F



10/27 Change D5 P/N from SC1B491D000 to SCS00003H00


10/27 Change F2 P/N from SP04301P120 to SP040001B00

9/20 Change R99 from HDMI@ to @  
9/20 Change Q8,R100 from @ to HDMI@



10/28 Change JHDMI1 footprint from ACON\_HMR2E-AK120D\_19P-T to ACON\_HMR2E-AK120D\_19P-S

10/07 Update JHDMI1 footprint from ACON\_HMR2E-AK120D\_19P to ACON\_HMR2E-AK120D\_19P-T



8/23 Update JHDMI1 Symbol (SUYIN\_100042GR019S268ZR\_19P-T)


8/23 Update JHDMI1 Symbol (SUYIN\_100042GR019M23DZL\_19P-T)

9/7 Update JHDMI1 Symbol (ACON\_HMR2E-AK120D\_19P)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Connector		
Size	Document Number	Custpm		P0VE6 Schematics		Rev 1.0
Date:	Wednesday, November 17, 2010	Sheet	9	of 36		

Modify C31- C308 C303 C307 C306 C304 BOM Structure 0615  
 Change L12, L14, L15 to SM01000C600 2010/04/06

Close to CRT CONN for ESD.



8/21 Change U2 U3 to SA00000RZ00 (TC7SET125FUF\_SC70-5)

8/21 Reserve R325 R326 for CRT buffer cost down

10/4 Change from +CRT\_VCC to +CRT\_VCC\_F

8/26 Update D8 P/N to SCS00003H00

8/26 Update F1 P/N to SP040001B00

8/31 Delete Net Name: CRT\_HSYNC\_1, CRT\_VSYNC\_1  
 9/3 Add R375 R376 for CRT

### CRT PORT


8/26 Change Q10 to SB000009610 Standard Part

8/22 Update JCRT1 Symbol from database (SUYIN\_070546FR015M21TZR\_15P)

11/01 Add Net CRT4, CRT11 on JCRT.4, JCRT.11

8/19 Change Q11A Q11B to SB00000DH00 (S TR DMN66D0LDW-7 2N SOT363-6)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT PORT	
Size B	Document Number	POVE6 Schematics		Rev 1.0	
Date:	Wednesday, November 17, 2010	Sheet	10	of 36	




Security Classification	Compal Secret Data	
Issued Date	2010/08/12	Deciphered Date
		2012/08/12

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
FCH PCIE/PCI/ACPI/LPC/RTC		
Title	Document Number	Rev
	POVE6 Schematics	1.0
Date	Wednesday, November 17, 2010	Sheet 11 of 36

hexainf@hotmail.com





R406	R407	Board ID
mount	@	POVE6
@	mount	POVS6

Security Classification	Compal Secret Data		
Issued Date	2010/08/12	Deciphered Date	2012/08/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


EC_PWM3	EC_PWM2	ROM TYPE
NC	L	SPI ROM
NC	NC	Reserved
L	L	Reserved
L	H	LPC ROM

Compal Electronics, Inc.		
FCH HDA/USB/ACPI		
Title	Document Number	Rev
	POVE6 Schematics	1.0
Date:	Thursday, November 18, 2010	Sheet 12 of 36



11/01 Add Net U5\_AE29 on U5.AE29  
 11/15 Delete net U5\_AE29

8/21 Delete Net : ODD\_EN  
 8/22 Delete Net : BT\_OFF#, WL\_OFF#



10/29 Add R415(@), R416(@) on GPIO56

9/9 Change R189 from mount to @  
 9/15 Change R189 from @ to mount


VIN6/GBE\_STAT3/GPIO181  
 Enable integrated pull-down/up and leave unconnected

10/05 Add 100p(C406) on APU\_ALERT#\_FCH

8/31 remove FCH SPI ROM

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	FCH-SATA/SPI			
Size	Document Number	Rev		1.0
Custpm	POVE6 Schematics			
Date:	Wednesday, November 17, 2010	Sheet	13	of 36

hexainf@hotmail.com




Security Classification	Compal Secret Data		
Issued Date	2010/08/12	Deciphered Date	2012/08/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

<b>Compal Electronics, Inc.</b>			
<b>FCH PWR</b>			
<b>POVE6 Schematics</b>		Rev	1.0
Date:	Wednesday, November 17, 2010	Sheet	14 of 36

SD013000080  
NONHWM@






## REQUIRED STRAPS

Check Internal PU/PD

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	CLK_PCI_DB				
<b>PULL HIGH</b>	ALLOW PCIE GEN2 *	USE DEBUG STRAP	Reserved	internal EC ENABLE	Internal CLKGEN Mode *				
<b>PULL LOW</b>	FORCE PCIE GEN1	IGNORE DEBUG STRAP *	CLKGEN Mode Internal *	internal EC DISABLE *	External CLKGEN Mode				



9/13 Change R211 from mount to @, R216 from @ to mount  
9/13 Change R211 from @ to mount, R216 from mount to @


## DEBUG STRAPS

FCH M1 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23 Enable ROM Straps
<b>PULL HIGH</b>	USE internal PLL generated PLL CLK *	ILA AUTORUN Disabled *	Selects FC PLL *	Disable I2C ROM *	Required Setting *
<b>PULL LOW</b>	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved

Check AD29,AD28 strap function


check default












Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FCH-VSS/Strap		
Size B	Document Number	P0VE6 Schematics		Rev	1.0	
Date:	Wednesday, November 17, 2010	Sheet	15	of	36	

# Port Configuration


- Port A: Headphone jack (jack shared with S/PDIF)
- Port B: Internal MIC (mono or stereo)
- Port C: Microphone/LI/LO jack
- Port D: Line Out jack (Optional)
- Port E: Line In jack (Optional)
- Port F: Not used.
- Port G: Internal stereo speakers
- Port J: Internal stereo digital mic (Optional)
- Port H: S/PDIF (jack shared with headphone)



# Int. Speaker Conn.







Layout Note: close to UA1




Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio Codec CX20584	
				P0VE6 Schematics	
				Date: Wednesday, November 17, 2010	
				Sheet 16 of 36	



8/23 Reserve 4.7k(RL15) to +3V\_LAN on PLT\_RST#  
Reserve 4.7k(RL16) to +3V\_LAN on LAN\_CLKREQ#\_R




LAN Power circuit refer to NAU00




9/21 Change QL1 from SB934130000 to SB934130020  
9/25 Change QL1 to SB000007H10


8/25 Change UL1 P/N to SA00003JW30




Change CL17, CL21, CL24, CL26 to SE00000K80 2010/04/06




8/26 Change TL1 P/N to SP050003N00



9/2 Reserve DL2-7 for EMI(Need Update)  
9/7 Update DL2-DL5 symbol from database



9/9 Update DL6-DL7 symbol from database





9/2 Change R399 to RL17  
9/3 Remove RL17

9/2 Reserve R399(0 ohm) on LAN\_SK\_LAN\_LINK#  
9/1 Add DL1, CL38-40, LL3 for EMI  
9/2 Change RJ45\_GND to LANGND on DL1

AR8152	Pin No.	PU/PD	Description
LED[0]	38	L	un-overclocking
		H	overclocking
LED[1]	39	L	LDO mode
		H	SWR mode

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title
				LAN AR8152
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				P0VE6 Schematics
				Rev
				1.0
				Date
				Wednesday, November 17, 2010
				Sheet
				17
				of
				36


hexainf@hotmail.com



8/26 Change UC1 to UB6252 (SA00003K010)




If use external crystal (YC1), UC1 will change to UB6252

8/24 Card\_LED# Follow PAV70




Card Reader Connector

8/26 Change DC1 to SCS00002G00 Standard Part  
8/26 Change QC1 to SB000009510 Standard Part  
10/08 Change DC1 to SCS00000Z00



Security Classification	Compal Secret Data		Title	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
<p>Compal Electronics, Inc.</p> <p>CARD READER UB6250/6252</p>			Size	Rev
<p>P0VE6 Schematics</p>			1.0	
<p>Date: Wednesday, November 17, 2010</p>			Sheet	18 of 36



8/22 Reserve R335 (0 ohm 0805) Add net +1.5VS\_WWAN  
 8/25 Change C269,C275 to SE000004880 Standard Part

Change JMINI1 to FOX\_AS0B246-S50U-7F\_52P-T 06/29  
 10/27 Add R412 (0 ohm) on FCH\_PCOE\_WAKE#

9/2 Change ICH\_PCIE\_WAKE# to FCH\_PCIE\_WAKE#

<12,17,20> FCH\_PCIE\_WAKE# FCH\_PCIE\_WAKE#  
 <12> WWAN\_CLKREQ# WWAN\_CLKREQ#  
 <11> CLK\_PCIE\_WWAN#  
 <11> CLK\_PCIE\_WWAN#  
 <11> PCIE\_FRX\_DTX\_N1  
 <11> PCIE\_FRX\_DTX\_P1  
 <11> PCIE\_FTX\_C\_DRX\_N1  
 <11> PCIE\_FTX\_C\_DRX\_P1  
 +3VS\_WWAN C275 10U 0805 10V6K 3G MP@  
 WWAN\_WAKEUP\_R#

9/9 Remove D9

Modify 05/11

Reserve for SIM card does not meet rise time and pull-up is needed.

8/22 Update JP1 Symbol from database (TAITW\_PMPAT7-08GLBS1N14H0\_9P)

10/06 Change C278 to 100p


10/31 Add R417~R420 for co-lay USB port3 & port9

9/1 Change R230 R231 from NON3G@ to mount

11/01 Change R417 R418 from mount to @  
 Change R419 R420 from mount to @ SW request (P0VE6-0045)

8/22 Update JBT1 Symbol from database (ACES\_88266-04001\_4P)

USB20 MINI N USB20 MINI P  
 R417 0.0402 5%  
 R418 0.0402 5%  
 R419 0.0402 5%  
 R420 0.0402 5%  
 USB20\_N3 <12>  
 USB20\_P3 <12>  
 USB20\_N9 <12>  
 USB20\_P9 <12>



**BT MODULE CONN**

9/3 Reserver +3VALW for BT (R378 R374)  
 9/25 Change Q13 to SB000007H10

11/02 Change Q3 PN to SB934130020

8/26 Change Q13 to SB934130020 Standard Part


10/04 Add 100p(C398) on UIM\_RST  
 10/06 Remove C398

WXMIT\_OFF# <25>  
 PLT\_RST# <11,17,20,25>  
 R230 0.0402 5%  
 R231 0.0402 5%  
 USB20\_MINI\_N  
 USB20\_MINI\_P


WLAN\_LED# <20,21> (9~16mA)  
 WLAN\_LED# <20,21>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini-Card/BT CONN
Date:	Wednesday, November 17, 2010	Sheet	19	Rev 1.0
			of	36

# Mini-Express Card for WWAN




# Mini-Express Card for WLAN



8/22 Reserve R336 (0 ohm 0805) Add net +1.5VS\_WLAN

9/2 Change ICH\_PCIE\_WAKE# to FCH\_PCIE\_WAKE#




9/20 Add R393 R394 for SMBus

9/17 Remove R239,R240

- 5/12 Update WLAN connector (the same as KAV60)
- 6/1 Revised 37、39、41、42、43 to NC
- 6/12 Update connector to DC040006S00
- 6/26 Update JMINI1 footprint
- 7/01 update pin 23,25,31,33

Compal Electronics, Inc.			
Title	WLAN		
Size	Document Number	Rev	1.0
Customer	LA-6222P		
Date:	Wednesday, November 17, 2010	Sheet	20 of 36

**LED PCB CONN**




8/22 Update JP2 Symbol from database (ACES\_85201-1605N\_16P)  
 8/24 Update JLED1 Symbol from database (ACES\_85201-1205N\_12P) & Update pin definition

9/1 Add LED Circuit (LED2-4(SC597UDB000)/LED5(SC5191NB000), R360-R369, Q33)  
 9/1 Change All LED power to 5V


9/9 Change LED2-4 footprint to LED\_HT-297DQ-GQ\_4P

9/11 Remove LED portion



9/1 Add R373, Q34, Q35 for MEDIA\_LED#

**SATA HDD Conn.**




8/22 Reserve R337 R338 Add net +3VS\_HDD,+5VS\_HDD


9/1 Change Q33 to SB000009610(SSM3K7002FU\_SC70-3)

8/22 Change C298 from 10U 6.3V to 10U 10V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SATA CONN./LED/B CONN./BATT CONN. Document Number <b>POVE6 Schematics</b> Date: Wednesday, November 17, 2010 Sheet 21 of 36
Size B		Rev	1.0	




**FOR EMI**




9/6 Change D13 from mount to @  
10/05 Remove D13

9/1 Remove LED2 LED3 circuit, Change 70@ to mount

9/20 Add LED2 LED3 Circuit  
9/21 Remove LED2 LED3 Circuit




8/26 Change D11 to SC60000B00 Standard Part







8/26 Change Q14 to SB000009610 Standard Part

9/24 Change U9 to SA00001TC00




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	ON/OFF / PWR SW/ LID SW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	POVE6 Schematics	1.0
				Date:	Wednesday, November 17, 2010	Sheet 22 of 36




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB Conn/TP/CR Conn	
Size	Document Number		P0VE6 Schematics		Rev 1.0
Date:	Wednesday, November 17, 2010		Sheet	23	of 36

9/1 Add R370 R371 for OC circuit

9/15 remove R370 R371 for OC circuit




9/29 Add C394,C395(0.1U) Close to U18




10/29 Add C413~C414(0.1U) on +USB\_VCC

9/11 Change C340 C389 to SGA00002N80  
9/24 Change U11,U18 to SA00003XM00


### USB Charge Follow PAWGC 8/25 Remove Charge USB Circuit




### Left Side USB CONN.



9/28 Swap L31 L32




10/28 Change R388,R389,R390,R391,R257,R258 from mount to un-mount  
10/28 Change L28,L31,L32 (SM070000K00) from un-mount to mount  
9/27 Change L28,L31,L32 to SM070000K00




8/25 Change C340 from poly-cap to E-cap (SF00001500)


SGA00002N80



### Right Side USB CONN.



9/28 Swap L28



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB PORTS	
Size	Document Number		Rev		1.0
Date:		Wednesday, November 17, 2010		Sheet 24 of 36	
				P0VE6 Schematics	



11/15 Change L29,L30 P/N from SM010015410 to SM010004010

8/23 Pull up 10k (R345) to +3VALW on USB\_ON#

8/31 Change EC\_MUTE# Pull-up to +3VS(@)

8/21 Change R262 from 0 ohm 0805 to 0 ohm 0603
























9/23 Update EC pin definition follow P5WE6

10/04 Add 100p(C399) on ACOFF

8/26 Change D18 to SCS00002G00 Standard Part

9/23 Reserve R395 on ACIN

10/08 Change D18 to SCS00000Z00



11/02 Change C353 to 10p R275 to 22 ohm

8/23 Change R271 R279 from mount to @

8/23 Change R271 R279 from mount to @

9/5 Change R276 R277 from mount to @

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17





8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17



11/02 Change C353 to 10p R275 to 22 ohm

8/23 Change R271 R279 from mount to @

8/23 Change R271 R279 from mount to @

9/5 Change R276 R277 from mount to @

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17

8/25 Delete KSO16 KSO17


8/25 Delete KSO16 KSO17

Table with 4 columns: Security Classification, Issued Date, Deciphered Date, and 2012/08/12.

Table with 2 columns: Title (EC ENCE-KB930) and Document Number (POVE6 Schematics).

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION...


Table with 4 columns: Date, Sheet, and 25 of 36.



Layout Note:  
R204 close to U7


Layout Note:  
R203 R205 R206 close to U12

9/2 Change EC\_SPICLK to EC\_SPICLK\_R




EMI

3P2 x 3 (APU)




9/15 Update the Screw Hole  
9/20 Add H20 (H\_3P4X3P2N)

2P6 x 5



2P8 x 3




10/07 Change H13 from GND to LANGND  
10/07 Change H13 from LANGND to GND


3P2N x 1




3P3N x 1








### FAN Conn.



8/24 Update JFAN1 Symbol from database (ACES\_85205-03001\_3P) & Update pin definition  
8/24 Delete R290  
8/25 Update JFAN1 Symbol from database (ACES\_85205-04001\_4P) & Update pin definition  
8/25 Add R290 10k pull-up tp +3VS  
8/31 Reserve U17,C382-C386, R355-R357, D20 (Fan Drive Circuit)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Screw / EC ROM / FAN	
Size B	Document Number	POVE6 Schematics		Rev	1.0
Date:	Wednesday, November 17, 2010	Sheet	26	of	36



9/27 Change R304.1 from +5VALW to +VSB

10/12 Change R294 to 100k  
 10/12 Change R295, R296 to 200k  
 10/12 Change R304 to 47k  
 10/12 Change R294 to 82k  
 10/12 Change R297 to 20k

8/19 Change Q16-Q22 Q24-Q28 to SB000009610 (SSM3K7002FU\_SC70-3)

10/31 Change C361 C362 from mount to @

8/19 Change Q29 Q30 to Q23A Q23B (SB00000DH00 S TR DMN66D0LDLW-7 2N SOT363-6)

8/21 Change U14-U16 to SB548000310 (SI4800BDY-T1-E3\_S08)

8/23 Remove R305 R299 Add R350 R351 for Sequence

8/24 Change Q23A Q23B to Q30 Q31(@) (SB000009610 SSM3K7002FU\_SC70-3)

8/25 Change C363, C366, C369, C376 to SE080105K80 Standard Part

8/25 Change C361, C362, C364, C365, C367, C368, C374, C375 to SE000004880 Standard Part


8/26 Change U14, U15, U16 to SB00000GV00 Standard Part

9/3 Delete C377 (DIS@)

9/23 Reserve R400-403, Q36 for VLDT\_EN





9/25 Remove R401 Q36 on VLDT\_EN

9/25 Add 10k (R404) PD on SUSP#




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	Custom	Document Number	P0VE6 Schematics		Rev
Date:	Thursday, November 18, 2010	Sheet	27	of	36



hexainf@hotmail.com



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title DCIN/VIN DECTOR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Wednesday, November 17, 2010
				Sheet	28 of 36
				Rev	1.0



PH1 under CPU bottom side :  
 CPU thermal protection at 92 degree C  
 Recovery at 72 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Document Number			Rev 1.0	
Date:	Wednesday, November 17, 2010	Sheet	29	of 36	

Iada=0~2.105A (40W/19V=2.105A)

ADP\_I = 19.9\*Iadapter\*Rsense

CP = 85%\*Iada ; CP = 1.789A



BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V


CC=0.25~3.52A
IREF=0.7224*Icharge
IREF=0.43V~3.24V

Vth, rise (typical) = ((191K/14.3K)+1)\*1.26  
= 18.089V

Vth, fall (typical) = ((191K/14.3K)+1)\*1.26 - 3.4uA\*191K  
= 17.44V

Ki  
 $V_{chlim} = I_{ref} * (PR39 / (PR39 + PR44))$   
 $= I_{ref} * (100K / (80.6K + 100K))$   
 $= I_{ref} * 0.617$   
 $I_{charge} = (165mV / PR38) * (V_{chlim} / 3.3V)$   
 $= (165mV / 50m) * (1 / 3.3V) * I_{ref} * 0.617$   
 $= 0.617 * I_{ref}$   
 $I_{ref} = 1.62 * I_{charge} \Rightarrow Ki = 1.62$

Kv  
 $R_{internal} = 514K$   $R_{ec} = 3K$   $R_1 = PR379 = 15.4K$   $R_2 = PR381 = 31.6K$   
 $R = 514K / 31.6K // (15.4K + 3K) = 11.372K$   
 $r = 514K / 514K // 31.6K = 28.14K$   
 $V_{cell} = 0.175 * V_{adj} + 3.99V$   
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$   
 $V_{adj} = V_{ref} * (R / (R + 514K)) + CALIBRATE * (r / (r + 514K))$   
 $1.1483 = CALIBRATE * 0.6046 \Rightarrow CALIBRATE = 1.899$   
 $1.899 = (4.2 - (V_{cell} + A * 0.175)) * Kv \Rightarrow Kv = (4.2 - (4.2 + A * 0.175)) * Kv$   
 $A = V_{ref} * (R / (R + 514K)) = 0.052$   
 $Kv = 9.451$



$$+3VALW V_o = (2 \times 13.7K / 20K) + 2 = 3.37V$$

$$+5VALW V_o = (2 \times 30K / 19.1K) + 2 = 5.141V$$


TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)  
 (2) SMPS2=375KHZ (+3VALWP)

**+3.3VALWP**  
 $I_{max}=4.214A$  ;  $I_{peak}=6.02A$  ;  $I_{ocp}=1.2 \times I_{peak}=7.224A$   
 $f=375KHz$ ,  $L=4.7UH$ ,  $R_{entrip2}=130K \text{ ohm}$   
 $R_{dson}=14.5\text{--}17.9m \text{ ohm}$  (IRFH3707)  
 $1/2\Delta I = 1/2 \times (19-3.3) \times (3.3/19) / (375KHz \times 4.7UH) = 0.773A$   
 $V_{trip2} = (10 \times 10^{-6} \times 150Kohm / 9) - 24mV = 0.143V$   
 $I_{limit} = 0.143 / (17.9m \times 1.2) - 0.143 / (14.5m) = 6.642A \sim 9.839A$   
 $I_{ocp} = 7.415A \sim 10.613A$  ( $7.415A > 7.224A \rightarrow OK$ )


**+5VALWP**  
 $I_{max}=4.9A$  ;  $I_{peak}=7A$  ;  $I_{ocp}=1.2 \times I_{peak}=8.4A$   
 $f=300KHz$ ,  $L=4.7UH$ ,  $R_{entrip1}=143K \text{ ohm}$   
 $R_{dson}=14.5\text{--}17.9m \text{ ohm}$  (IRFH3707)  
 $1/2\Delta I = 1/2 \times (19-5) \times (5/19) / (300KHz \times 4.7UH) = 1.306A$   
 $V_{trip1} = (10 \times 10^{-6} \times 162Kohm / 9) - 24mV = 0.156V$   
 $I_{limit} = 0.156 / (17.9m \times 1.2) - 0.156 / (15m) = 7.263 \sim 10.759A$   
 $I_{ocp} = 8.569 \sim 12.065A$  ( $8.569 > 8.4 \rightarrow OK$ )

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3VALWP/5VALWP	
Size	Document Number	Date: Wednesday, November 17, 2010		Sheet	Rev
				31	1.0
				of	36

hexainf@hotmail.com



<Vo=1.8V> VFB=0.6V  
 $V_o = V_{FB} * (1 + PR69/PR71) = 0.6 * (1 + 20.5K/10K) = 1.83V$   
 $I_{peak} = 2A, I_{max} = 1.4A$



<Vo=1.5V> VFB=0.75V  
 $V_o = 0.75 * (1 + 5.36K/5.1K) = 1.538V$


Cout ESR=25m ohm  
 $R_{dson(max)} = 17.9 \text{ mohm}$   $R_{dson(typ)} = 14.5 \text{ mohm}$ . (IRFH3707)  
 $I_{peak} = 6.5A, I_{max} = 4.55A, I_{ocp} > 7.8A$

	G5603	RT8209B	TPS51117	RT8209M
OCP setting	6.821A	7.235A	8.000A	8.178A

	G5603	RT8209B	TPS51117	RT8209M
Temperature Compensated	-1180ppm/°C	1600ppm/°C	4500ppm/°C	4800ppm/°C
Vtrip_min (SPEC)	30mV	50mV	30mV	50mV
Vtrip_max (SPEC)	200mV	200mV	200mV	200mV

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title <b>1.8VSP/1.5VP</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
Date:	Wednesday, November 17, 2010	Sheet	32	of	36





<Vo=1.1V> VFB=0.75V  
 $V=0.75 * (1 + 4.99K/10K) = 1.124V$

Cout ESR=25m ohm  
 Rdson(max)=17.9 mohm Rdson(typ)=14.5 mohm. (IRFH3707)  
 Ipeak=4.02A, Imax=2.814A, Iocp > 4.824A

	G5603	RT8209B	TPS51117	RT8209M
OCP setting	5.799A	6.183A	6.845A	6.976A


<Vo=1.05V> VFB=0.75V  
 $V=0.75 * (1 + 3.57K/8.25K) = 1.074V$

Cout ESR=25m ohm  
 Rdson(max)=17.9m ohm Rdson(typ)=14.5 mohm. (IRFH3707)  
 Ipeak=5.5A, Imax=3.85A, Iocp > 6.6A


	G5603	RT8209B	TPS51117	RT8209M
OCP setting	6.524A	7.003A	7.768A	7.881A

	G5603	RT8209B	TPS51117	RT8209M
Temperature Compensated	-1180ppm/°C	1600ppm/°C	4500ppm/°C	4800ppm/°C
Vtrip_min (SPEC)	30mV	50mV	30mV	50mV
Vtrip_max (SPEC)	200mV	200mV	200mV	200mV

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.1VALWP/1.0VSP	
Size Custom		Document Number		Rev 1.0	
Date:	Wednesday, November 17, 2010	Sheet	33	of 36	



Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title <b>0.75VSP</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				Date	Wednesday, November 17, 2010	Sheet



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU CORE	
Size	Document Number	Date: Wednesday, November 17, 2010		Sheet	35 of 36
Rev	1.0				

hexainf@hotmail.com

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Modify CP point for 40W adapter (40W*0.85=34W)	1	30	Change PR43 from SD034249280 (S RES 1/16W 24.9K +-1% 0402) to SD034470180 (S RES 1/16W 4.7K +-1% 0402)	20101011	EVT
2		Modify Outpot current sensor follow PAV70 design	1	30	Change PR38 from SD012200D80 (S RES 1/2W 0.02 +-1% 1206) to SD00000CI10 (S RES 1/2W 0.05 +-1% 1206 )	20101011	EVT
3		Modify KI =1.62 follow PAV70 design	1	30	Change PR39 from SD034309380 (S RES 1/16W 309K +-1% 0402) to SD034620280 (S RES 1/16W 62K +-1% 0402)	20101011	EVT
4		Modify 1.5V OCP (there is only one dimm for 10.1")	1	32	Change PR73 from SD034787180 (S RES 1/16W 7.87K +-1% 0402) to SD034150280 (S RES 1/16W 15K +-1% 0402)	20101011	EVT
5		Modify 1.1V OCP for G5603	1	33	Change PR88 from SD034100280 (S RES 1/16W 10K +-1% 0402) to SD034130280 (S RES 1/16W 13K +-1% 0402)	20101011	EVT
6		Modify 1.05V OCP for G5603	1	33	Change PR96 from SD034140280 (S RES 1/16W 14K +-1% 0402) to SD034150280 (S RES 1/16W 15K +-1% 0402)	20101011	EVT
7		Modify +APU CORE OCP setting	1	35	Change PR123 to 6.98K ohm , PR127 to 1.87K ohm, PR125 to 90.9K ohm, PR126 to 26.1K ohm	20101011	EVT
8		+APU CORE power sequence concern	1	35	change PR116 to non-pop	20101011	EVT
9		Modify RTC schematic	1	28	add PR141 & PR142 =560 ohm	20101011	EVT
10		Modify SY8033B Enable pin pull down resistor	1	32	Change PR72 to non-pop	20101011	EVT
11		Modify 1.8VS power sequence	1	32	Change PR70 to 200K ohm , add PC56 =0.22uF	20101012	EVT
12		Modify 1.05VSP power sequence	1	33	Change PR92 to 200K ohm , add PC82 =0.1uF	20101012	EVT
13		Modify 0.75VSP power sequence	1	34	Change PR101 to 300K ohm , add PC92 =0.1uF	20101012	EVT
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Size	Document Number
Date:		Monday, November 15, 2010	Sheet	36	of 36